Language.Netlist.GenVHDL

Description

Translates a Netlist AST (AST) to VHDL.

Synopsis

Documentation

genVHDL :: Module -> [String] -> String #

Generate a Module as a VHDL file . The [String] argument is the list of extra modules to import, typically ["work.all"].